MIPS TECH, LLC
Patent Owner
Stats
- 14 US PATENTS IN FORCE
- 0 US APPLICATIONS PENDING
- Mar 06, 2018 most recent publication
Details
- 14 Issued Patents
- 0 Issued in last 3 years
- 0 Published in last 3 years
- 199 Total Citation Count
- Jul 30, 1999 Earliest Filing
- 0 Expired/Abandoned/Withdrawn Patents
Patent Activity in the Last 10 Years
Technologies
Intl Class
Technology
Matters
Rank in Class
Top Patents (by citation)
Upgrade to the Professional Level to View Top Patents for this Owner. Learn More |
Recent Publications
- No Recent Publications to Display
Recent Patents
Patent #
Title
Filing Date
Issue Date
Intl Class
9898293 Decoding instructions that are modified by one or more other instructionsMay 27, 15Feb 20, 18[G06F]
9870225 Processor with virtualized instruction set architecture and methodsDec 16, 14Jan 16, 18[G06F]
9705806 Counter based fairness scheduling for QoS queues to prevent starvationMar 17, 15Jul 11, 17[H04L, H04W]
8982901 Counter based fairness scheduling for QoS queues to prevent starvationJul 22, 12Mar 17, 15[H04W, H04J]
Expired/Abandoned/Withdrawn Patents
- No Patents to Display
Top Inventors for This Owner
Upgrade to the Professional Level to View Top Inventors for this Owner. Learn More |
We are sorry but your current selection exceeds the maximum number of comparisons () for this membership level. Upgrade to our Level for up to -1 comparisons!
We are sorry but your current selection exceeds the maximum number of portfolios (0) for this membership level. Upgrade to our Level for up to -1 portfolios!.